Abstract-
Total Ionizing Dose (TID) Effects in
GaAs MOSFETs With La-Based Epitaxial Gate Dielectrics I. INTRODUCTION C MOS channels with higher carrier mobility than Si are being intensively studied. GaAs is considered to be one of the promising n-channel materials due to its high electron mobility [1] . Although promising as channel materials, growth of high quality gate oxide with low interface trap density D it on these III-V substrates has always been a challenge [2] . To achieve superior interface and bulk quality, there have been efforts on the epitaxial growth of crystalline oxide on III-V materials, especially GaAs [3] - [4] .
Methods previously used for such growth were not commercially viable until 2010, when the growth of epitaxial oxide (LaLuO 3 ) on GaAs by ALD was reported [5] . Compared to ALD-deposited amorphous Al 2 O 3 , a D it reduction by one order of magnitude was found for LaLuO 3 , thanks to its crystalline quality. Recently, crystalline La 1.8 Y 0.2 O 3 and La 2 O 3 films have been successfully deposited on GaAs (111)A substrates as gate dielectrics by atomic layer epitaxy (ALE) with high manufacturability, achieving even lower interfacetrap density and consequently high electron mobility [6] - [8] . La 2 O 3 was found to be lattice-matched with GaAs, leading to excellent interface quality. Epitaxial La 2 O 3 insulators provide a lower density of interfacial traps on GaAs (111) than amorphous dielectric materials [6] [6] ; the dielectric thicknesses in these devices are chosen such that their EOT values are 1nm.
In this paper we report a study of total ionizing dose (TID) effects in GaAs MOSFETs with epitaxially grown crystalline gate oxides incorporating La 1.8 Y 0.2 O 3 and La 2 O 3 . AC transconductance measurement on MOSFETs and measurements of TID effects for La 2 O 3 based capacitors are also performed to understand charge trapping mechanisms. These results are important for potential space applications of these technologies. Moreover, as the adoption of EUV is being considered for the 7 nm node, radiation emitted by lithographic tools can cause damage to devices during their fabrication. Therefore, radiation hardness will be important for future generations of CMOS devices not only for applications in harsh environments, but also to withstand possible radiation damage from fabrication processes.
II. DEVICES AND EXPERIMENTS
Fabrication of the MOSFETs is done on GaAs (111) wafers. The (111) interface is chosen because the As-As bond, responsible for Fermi level pinning, is hard to form on this surface. After cleaning the wafers with organic solvents, HCl is used to etch away the native oxide. Before deposition of the oxide passivation, the wafers are treated with 10% ammonium Devices were irradiated with 10 keV X-rays at a dose rate of 31.5 krad(SiO 2 )/min at room temperature with all device terminals grounded. For MOSFETs, radiation-induced threshold voltage shifts ( V th ) are measured, and for MOS capacitors, radiation-induced flatband shifts ( V f b ) are monitored from C-V curves measured at 10 kHz. The AC transconductance dispersion (ACGD) method is employed to characterize oxide-charge trapping in the two epitaxial gate dielectrics [9] - [11] . AC-G m is a useful technique for probing traps, especially for scaled transistor structures without body contacts, which inhibits the use of charge pumping. show radiation-induced V th shifts ( V th ) for these two types of devices, respectively. Negative V th is observed in Device A for all doses up to 1000 krad(SiO 2 ), indicating net hole trapping in the high-k gate oxide stack. In Device B, positive V th is observed at low radiation doses (up to ∼ 10 krad(SiO 2 )), and then negative V th is observed up to 1000 krad(SiO 2 ), indicating two competing trapping mechanisms, with electron trapping dominating at low doses, and hole trapping becoming dominant at higher doses. This phenomenon was not observed in GaAs or InGaAs MOSFETs with amorphous high-k dielectrics, either in planar or 3D device structures [12] .
III. RESULTS AND DISCUSSION

A. Comparison between
The magnitude of the V th shift in Device B is discernibly smaller than that in Device A, most likely because: 1) the gate stack in Device B is thinner than that in Device A, and 2) the oxide and interface qualities in Device B are better than those in Device A, because La 2 O 3 has a better matched lattice constant to GaAs compared to La 
B. MOS Capacitors
GaAs MOS capacitors with 4 nm Al 2 O 3 /8 nm La 2 O 3 gate stack are studied to further understand the TID response in Al 2 O 3 /La 2 O 3 -gated devices. Well-behaved pre-irradiation C-V curves have been obtained for MOS capacitors at frequencies ranging from 1 kHz to 1 MHz, as shown in Fig. 5 . Frequency dispersion of 3% in the accumulation region has been observed over this frequency range. Hill's method [13] has been adopted in order to extract interface-trap density from single C-V and G-V characteristics at a frequency of 1 MHz. The following equation is used to estimate an initial, as-processed trap density of ∼ 7 × 10 11 cm −2 eV −1 , which is comparable to that of results in [6] .
Di t = (2.Gmax)/(q.A.ω)
Gmax ω.Cox More detailed information on as-processed device characteristics can be found in [6] . Fig. 6(a) shows the C-V characteristics measured at 10 kHz after each increment of x-ray irradiation dose. [12] and [14] , with qualitatively similar results. We focused on zero bias in this work because the built-in electric field is sufficient to observe radiation-induced charge trapping effects without the complicating effects of charge injection from the substrate during the irradiation. Finally, we note that the above results suggest that electron traps have lower densities but higher capture cross sections than hole traps in these materials.
C. ACGD Measurements
In order to better understand the charge trapping mechanisms in Devices A and B, the AC-G m dispersion (ACGD) method is employed [9] - [11] . Fig. 7(a) shows the experimental set-up for the ACGD measurement. A lock-in amplifier is used to generate both DC and AC signals having an amplitude of 25 mV. An AC-DC mixer is used to superimpose the AC on top of DC, which is then applied to the device. Current flowing through the channel is passed through a current amplifier, and the output from the amplifier is fed back into the lockin amplifier. From the first harmonic measurement, the lockin amplifier can record the variation in drain current due to the application of the AC superimposed DC gate signal. The variation divided by the AC amplitude of the gate voltage gives the AC-G m . Fig. 7(b) shows the AC-G m (color) and the DC-G m (black) characteristics as functions of gate bias for Device A.
Figs. 8(a) and (b) show AC-G m measurements as functions of frequency at several different applied gate biases for as-processed Devices from groups A and B, respectively. The frequency range for both devices is between 0.5 Hz and 20 kHz.
It has been previously shown that the sign of the slope of the AC-G m vs frequency curve can provide insight into the charge trapping mechanism in the gate stack [11] . In the AC-G m dispersion method, the oxide (border) trap [15] The strong AC-G m signals and the observed frequency dispersion demonstrates that, for each device, it is likely that holes are exchanged with border traps; for Device B at higher frequencies, the exchange of electrons with fast border traps (or interface traps) also contributes to the measured AC-G m signal.
Finally, we note that oxygen vacancies can act as trap centers in La 2 O 3 . Fourfold-coordinated oxygen vacancies with V −2 , V −1 , V 0 , V +1 , V +2 charge states and sixfold oxygen vacancies with V 0 , V +1 , V +2 charge states have been reported in [16] , [17] . Hence, it is quite plausible to observe both radiation-induced hole and electron trapping in La 2 O 3 -based dielectric layers in MOS devices. 
IV. CONCLUSION
In conclusion, we have observed primarily hole trapping in La 1.8 Y 0.2 O 3 gated devices, and both electron and hole trapping in the La 2 O 3 gated devices. The thinner dielectric layers and compensating electron trapping in the La 2 O 3 -based devices lead to superior radiation resistance compared to the La 1.8 Y 0.2 O 3 gated devices. MOS capacitors show similar responses, although the dose for which the hole trapping becomes dominant is higher than has been found in MOSFETs. This is due to the use of thicker La 2 O 3 layers in capacitor structures. AC-G m measurements are consistent with the results of the I-V and C-V measurements. With future technology development, it should be expected that the radiationinduced voltage shifts in these dielectric layers should decrease with decreasing dielectric layer thickness. These results are useful to the further development of GaAs MOSFET technology, and show that devices are becoming more promising for potential future, radiation-tolerant technology.
